Advanced computer architecture - 4MMARCA6
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail
Goals
This course aims at presenting the advanced hardware mechanisms that are used for optimized program execution in computers. These mechanisms allow to drastically increase processor and memory subsystem performance, and are also required to understand on chip or on board communication infrastructure. Other hardware mechanisms are necessary to understand more system related problems, such as parallel programming and virtual memory handling in operating systems.
Content - Bus infrastructure : notion of master, slave, arbiter
- RISC processor architecture study, based on the R3000
- Caches, design and policies
- Virtual memory support, TLB, MMU
- Multiprocessor SMP/MP, hardware support for cache coherency and memory consistency, locks engines
PrerequisitesDigital circuits and computer architecture elements and Assembly language programming Modules
Tests one written exam (3 h). If failed, a second 2h exam.
- MCC en présentiel **
N1 = examen écrit, 3 heures
N2 = examen écrit, 2 heures
- MCC en distanciel **
N1 = devoir à la maison
N2 = oral zoom
Additional Information Course ID : 4MMARCA6
Course language(s): 
The course is attached to the following structures:
You can find this course among all other courses.
Bibliography David Patterson et John Hennessy, Computer Architecture, A Quantitative Approach, 4ème édition, Morgan Kaufman
William Stallings, Computer Organization and Architecture, 5ème édition, Prentice-Hall
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail
Date of update January 15, 2017