Transaction level modeling of systems on chip - 5MMMTSP
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail
Goals
To cope with the complexity of the development of modern systems-on-chip, the industry utilizes abstractions such as transaction-level models. These models are generally written with the help of SystemC.
In this course, the students will learn the principles of transaction-level modeling in SystemC. The various abstraction levels at which a model may be written and the different ways to integrate embedded software in the models will also be discussed.
Content - Short introduction to C++
- Modeling issues, faithfulness of TLM models.
- Integration of the embedded software in a TLM platform
Prerequisites- Concepts of computer architecture
A knowledge of C++ is appreciable.
Tests written exam + labs
N1=(E1 + TP)/2
N2=(E2 + TP)/2
Additional Information Course ID : 5MMMTSP
Course language(s): 
The course is attached to the following structures:
You can find this course among all other courses.
Bibliography 1. Frank Ghenassia, Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, 1st ed. (Springer, 2005).
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail
Date of update January 15, 2017